

37th Chemnitz Seminar

# Die-to-Wafer Bonding

Tobias Wernicke – Process Technology Manager – Bonding

# Outline

- Introduction
- Process Overview
- Process Features and results
  - Direct placement
  - D2W
  - CD2W
- Summary & Outlook

# Introduction

# Why?




## Super Chip

# Manufacturing Needs | HD Chiplet Integration



## Interconnect Scaling

## Yield Optimization



## „Scaling Boosters“

### EVG40NT2

W2W, D2W and D2D  
Overlay Metrology for  
organic and Inorganic  
Dies and wafers



### EVG Nanocleave

Selective and full area  
IR Laser release through  
silicon



### EVG GEMINI FB XT

Hybrid Bonding of two FEOL  
metallization circuits  
<100nm overlay



### EVG BONDSCALE

Combination of wafer-to-wafer  
bonding and EUV or  
Immersion  
lithography



### EVG320D2W

D2W Fusion and  
Hybrid Bonding  
using CoD2W  
or DPD2W flows




### EVG Lithoscale

Fully digital maskless  
Lithography for  
Adaptive patterning  
Rapid prototyping &  
fully traceable chiplets







### EVG850 TB/DB

Temporary Bonding &  
Debonding for next  
FoWLP, 2.5D and 3D  
processes



# Process Overview

# Die - to - Die vs. Wafer to Wafer



Stacking Method	Chip to Chip	Chip to Wafer	Collective Die to Wafer	Wafer to Wafer
Throughput	Low	Low	High	High
Yield	High*	High*	High*	Mid
Application	Packaging	Processor, Memory, Mems	Image Sensor, Processor, Memory, Mems	Image Sensor, Processor, Memory, Mems
Alignment	1 $\mu\text{m}$ **	1 $\mu\text{m}$ **	1 $\mu\text{m}$ **	100 nm
Challenges	Alignment accuracy Cleanliness / Plasma Throughput	Alignment accuracy Cleanliness / Plasma Throughput	Yield	Yield Heterogeneous integration
Compatibility Hybrid Bonding	Mid	Mid	Yes ***	yes
		Improved yield and throughput management	Improved yield and throughput management	High yield application


\* Known good dies

\*\* Development for 200 nm


\*\*\* HVM for III-V Die transfer



# Direct Placement (DP-D2W) Bonding | Process Flow




Transfer Method	Pro's	Con's	Maturity
<b>DP-D2W</b> Direct placement of activated dies using Flip Chip Bonder	<ul style="list-style-type: none"> <li>Versatile method</li> <li>Die thickness variation</li> </ul>	<ul style="list-style-type: none"> <li>Die handling especially for multi die stacks such as SRAM, DRAM</li> <li>Particle management during die placement</li> </ul>	<ul style="list-style-type: none"> <li>Feasibility testing required and ongoing</li> </ul>




# EVG320D2W | Baseline Configuration




- Automated Single D2W preparation and activation system
  - Provides seamless integration with third-party die bonders
  - Enables plasma activation and cleaning of dies on 12" filmframe as preparation for further direct placement fusion bond process
- Modular concept for 12" filmframe and/or 300mm wafer
  - LowTemp Plasma Activation Module
  - Clean Module for Fusion Bonding
  - UV Expose Module
- Customer configuration based on process requirements and purpose (e.g. R&D)
- (Optional integration to die bonder)



EVG@320 D2W  
Die Activation and  
Cleaning




# Collective Die-to-Wafer (Co-D2W) Bonding | Process Flow



Transfer Method	Pro's	Con's	Maturity Level
Collective Die Transfer by Reconstituted Carrier	<ul style="list-style-type: none"> <li>Proven technology</li> <li>Die activation and cleaning equivalent to W2W hybrid bonding</li> <li>Oxide management</li> <li>Reuse of carrier feasible</li> </ul>	<ul style="list-style-type: none"> <li>Error propagation of D2W + W2W alignment</li> <li>Cost of carrier prep, utilization and clean</li> <li>Die thickness needs to be in narrow range</li> </ul>	High Volume production proven for several years

# Collective Die-to-Wafer (Co-D2W) Bonding | Process Flow


Collective Die Carrier Preparation



EVG<sup>®</sup>101




- A protective layer is applied on top of the dies to prevent the contamination of the die surface during the dicing and carrier population processes.



# Collective Die-to-Wafer (Co-D2W) Bonding | Process Flow

## Collective Die to Wafer Bonding



- The D2W bonding is performed at wafer level using the same W2W bonding systems.


Gemini®



# Collective Die-to-Wafer (Co-D2W) Bonding | Process Flow



Die transfer process




EVG850<sup>®</sup>



## D2W Bonding – Process Results


- Populating a 300mm Silicon wafers with 10 mm x 10mm InP dies successfully demonstrated
- Usage of full backplane area possible
- No limitation of growth substrate sizes



## TILING FOR LARGER DIAMETERS - INP EXAMPLE

### Enabling InP for several applications

- High frequency devices (RF, THz, 5G/6G, ..)
- Optoelectronics & Photonics (lasers, 3D sensing, LiDars, ..)
- SWIR Image sensors








# Co-D2W Bonding | Process Results – Hybrid Bonding



Demonstrator A - 300mm Hybrid Bonding  
5mmx7mm



Demonstrator B - 300mm Hybrid Bonding  
10mmx14mm







Pad Size  $4\ \mu\text{m} - 1\ \mu\text{m}$




Pitch  $8.8\ \mu\text{m} - 2\ \mu\text{m}$

# Co-D2W Bonding | Process Results – Hybrid Bonding





Demonstrator	Die Dimension	Placement accuracy x 3σ	Placement accuracy Y 3σ
A	5mm x 7mm	< 2 μm	< 2 μm
B	10mm x 14mm		


## Edge Die



## Center Die



## Bonding Interface



→ High Die transfer rate and alignment accuracy  $< 2\mu\text{m}$  could be demonstrated by collective die-to-wafer bonding process

→ Cross sectional analysis shows mechanical contact of the bonding pads and Cu grain growth across the bonding interface

## 2D and 3D Multi Die transfer

C2W Hybrid bonding capability  
Overlay <500nm



2D Multi Die Transfer to substrate



3D Multi Die Transfer to substrate




### Demonstrator A

**Target wafer:** 200mm Thermal Oxide wafer


**Collective carrier wafer:** 200mm Bare Silicon wafer

**Die sizes:**

- 1x1mm x350µm dies
- 3x3mm x350µm dies
- 7x9mm x350µm dies




Picture – Collective die carrier wafer map.




Picture – Collective die carrier wafer map – die detail.

## Post collective carrier preparation inspection


- A high-resolution die height variation (DHV) measurement was performed on the collective carrier with dies after placement using a chromatography sensor to evaluate the die uniformity / distribution.
- A die height variation  $< 3\mu\text{m}$  could be observed after collective die carrier preparation.




Picture – Collective die carrier wafers after die placement process.




Die Height variation Measurement – a): Full scan – 2D collective carrier map; b): Detail scan – 3D collective carrier map.




Die Height variation Measurement – a): Detail scan – 2D collective carrier map; b): Detail scan – DHV across the blue line.




Picture – Target wafer with dies after die transfer process.



Picture – Target wafer with dies after die-to-wafer bonding process – die detail..



C-SAM inspection – Post annealing inspection – detail scan.




C-SAM inspection – Post annealing inspection – full scan.

- High transfer yield including high bonding quality based on Scanning Acoustic microscope images (C-SAM) could be achieved.


## Metrology // Co-D2W Bonding

- **Post Co-D2W Bonding inspection:**
  - EVG50<sup>®</sup> - Die transfer rate
  - EVG40<sup>®</sup>NT (2) – D2W alignment verification
  - C-SAM – Bond quality


## D2W Bonding interface:




Picture – C-SAM inspection post D2W bonding.



## D2W alignment verification




D2W + W2W alignment accuracy can be checked by TIR or RIR.



EVG40NT Die placement accuracy map post bonding


## Post Bond Alignment accuracy Cumulative Plot



## Summary & Outline



# Die-to-Wafer Bonding | Die Transfer Capabilities @EVG




# Die-to-Wafer Bonding | Summary



The efficient chiplet integration requires a combination of pick and place processes with wafer level processing and bonding to keep being successful

Collective Die Carrier prep.  
Temporary Bonding Adhesive  
Protection layer selection





Die population on 200 mm & 300 mm Carrier




Incoming Die height &  
Die thickness uniformity

Transfer rate



Hybrid Bonding  
Direct Bonding  
TC Bonding



Thermal and UV Laser  
Debonding capability



#### Disclaimer

The information contained in this document is provided "as is" and without warranty of any kind, express or implied. Any express or implied warranties including, but not limited to, any implied warranty of merchantability, fitness for a particular purpose, and patent infringement or other violation of any intellectual property rights are hereby expressly disclaimed.

EVG makes no representation that the use or implementation of the information contained in this document will not infringe or violate any copyright, patent, trademark, trade secret or other right.

In no event shall EVG be liable for any claim, damages or other liability, including any general, special, indirect, incidental, or consequential damages, whether in an action of contract, tort infringement, misappropriation or otherwise, arising from, out of or relating to the use or inability to use the information.

Acceptance and/or any use of the information contained in this document shall be deemed consent to, and acceptance of, this disclaimer.

#### Confidentiality

Any and all information disclosed during this presentation by EVG is confidential.

Data, design and specifications may not simultaneously apply; or may depend on individual equipment configuration, process conditions and materials and vary accordingly. EVG reserves the right to change data, design and specifications without prior notice.

All logos, company names and acronyms or any combinations thereof, including, but not limited to, EV Group®, EVG® and the Triple i logo, equipment and technology names and acronyms such as GEMINI®, HERCULES®, BONDSCALE®, SmartView®, SmartNIL® and many others, as well as website addresses, are registered trademarks and/or the property of EV Group. For a complete list of EVG trademarks visit [www.EVGroup.com/Imprint](http://www.EVGroup.com/Imprint).

Other product and company names may be trademarks of their respective owners.

